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DEVICES INCLUDING COMPOSITE 
THERMAL CAPACITORS 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This application is a continuation application of allowed 
copending U.S. utility application entitled, "Devices Includ-
ing Composite Thermal Capacitors," having Ser.No. 13/066, 
998, filed Apr. 29, 2011, now U.S. Pat. No. 8,378,453 issued 10 
Feb. 19, 2013 which is entirely incorporated herein by refer-
ence. 
2 
become significant over time when the cycling is too rapid. 
Furthermore, rapid thermal cycling can lead to reduced life-
time reliability for the chip. To minimize the performance 
losses associated with these gating and throttling events, an 
optimized system should be designed that can operate for 
longer periods without requiring an idle for cool-down, and 
have as short of an idle time as possible. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of this disclosure can be better understood 
with reference to the following drawings. The components in 
the drawings are not necessarily to scale, emphasis instead 
FEDERAL SPONSORSHIP 
This invention was made with Govermnent support under 
Contract/Grant No. HROOl 1-10-3-0002, awarded by 
DARPA. The Government has certain rights in this invention. 
15 
being placed upon clearly illustrating the principles of the 
present disclosure. Moreover, in the drawings, like reference 
numerals designate corresponding parts throughout the sev-
eral views. 
BACKGROUND 
The patent or application file contains at least one drawing 
20 executed in color. Copies of this patent or patent application 
publication with color drawing(s) will be provided by the 
Office upon request and payment of the necessary fee. The exponential growth in the number of on chip transis-
tors so reliably predicted by Moore's Law has proven to be a 
powerful driver for increases in computing performance over 
the past 40 years, although limitations associated with wire 25 
delay, power consumption, and heat generation have recently 
become significant challenges to traditional transistor scal-
ing. The desire to maintain the historic rate of advancement in 
the industry, while avoiding the roadblocks associated with 
power consumption and wire delay have led to the consider- 30 
ation of several disruptive design strategies for next genera-
tion devices including many core processors and 3D vertical 
integration. 
Pollack's and Amdahl's scaling laws indicate that for 
power-constrained chip designs, architectures that implement 35 
many simple, low power cores should maximize the system's 
overall performance-per-W, as long as the code is massively 
parallelizable. To avoid limitations in computation speed due 
to the serial portions of the code, asymmetric core architec-
tures can be implemented where a few higher power serial 40 
cores augment the performance of the low power cores to 
provide additional throughput. Architectures that vertically 
integrate the cores in a 3D multi-tier package allow for a 
number of additional design advantages, including shorter 
wire lengths, increased packaging density, and heterogeneous 45 
technology integration that translate into a range of potential 
performance benefits such as decreases in noise, capacitance, 
and power consumption. 
In a many-core system, the thermal profile across the chip 
can be leveled by actively migrating computations from hot- 50 
ter to cooler areas of the chip, reducing the problem oflocal-
ized hotspots that have become problematic in modern archi-
tectures. While this Dynamic Core Migration (DCM) scheme 
can mitigate hotspots for most cores, serial cores with their 
potentially higher power densities, larger size, and smaller 55 
number may still experience hotspots. To compensate for the 
higher power densities the serial cores will either experience 
more throttling events during an intra-migration time slice, 
higher migration frequencies, or a dedicated local hotspot 
cooling solution would be required to handle the additional 60 
thermal overhead. 
FIG. 1.1 illustrates an embodiment of the present disclo-
sure. 
FIG. 1.2 illustrates another embodiment of the present 
disclosure. 
FIG. 2.lA illustrates the impact of increased thermal 
capacitance on core hopping frequency and FIG. 2.2B illus-
trates the impact of regenerative cooling on device utilization. 
FIG. 2.2 illustrates a schematic ofCTC integration in a 3D 
chip stack. 
FIG. 2.3 illustrates a schematic of 3D computational 
domain and boundary conditions. 
FIG. 2.4 illustrates a schematic of an implementation 
where the CTC is spatially separated from the electronic 
device containing the hotspot. 
FIG. 2.SA illustrates an optical micrograph of a test struc-
ture that simulates the hotspot heater in demonstrating the 
utility of CTC cooling. 
FIG. 2.SB illustrates an optical micrograph of a CTC 
embodiment. 
FIG. 2.6 illustrates the impact of phase change materials 
with different effective thermal conductivites (CTC devices) 
on transient (heating and cooling) response of the device 
shown in FIG. 2.4 
FIG. 2.7 illustrates the impact of different CTC regenera-
tion schemes on cooldown dynamics for CTC implementa-
tion shown in FIG. 2.4 
FIG. 2.8 illustrates a summary of the achieveable cooling 
utilization factors (fraction of time when the hot spot is ON to 
the total CTC cycle time, including time required for CTC 
regeneration) for a CTC with effective thermal conductivity 
of 150 W/m-K and different regeneration schemes, for the 
device shown in FIG. 2.4 
FIG. 2 .9 A illustrates the experimentally observed tempera-
ture histories of dissipating 45 W/cm2 heat flux from a pulsed 
hotspot with CTC and without CTC (marked Si), demonstrat-
ing the capability of CTC to significantly decrease the hot 
spot temperature and to increase the time before the critical 
temperature (e.g., 90° C. for electronic devices) is reached. 
FIG. 2.9B illustrates the experimentally observed tempera-
ture histories of dissipating 133 W/cm2 heat flux from a 
pulsed hotspot with CTC and without CTC (marked Si), 
demonstrating the capability ofCTC to significantly decrease 
There is a significant amount of research in the area of 
hotspot cooling. However these solutions add complexity to 
the overall system, and may become difficult to implement in 
a 3D stack where both inter- and intra-layer fluidic routing 
would be required. In DCM schemes, there is parasitic com-
putational cost associated with each throttling event that can 
65 the hot spot temperature and to increase the time before the 
critical temperature (e.g., 90° C. for electronic devices) is 
reached. 
US 8,710,625 B2 
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FIG. 2 .10 illustrates a time-on-a-core before reaching a 90° 
C. threshold for different CTC layout and material properties 
(for quantitative comparison, a baseline of Si only layer yields 
3 ms time of operation before reaching a 90° C. threshold). 
FIG. 2.11 illustrates the results of 3D numerical simula-
tions for CTC performance with and without SSC regenera-
tion: (A) 500 W/cm2 hotspot heat flux (B) 1 kW/cm2 . 
SUMMARY 
Embodiments of the present disclosure include devices or 
systems that include a composite thermal capacitor disposed 
in thermal communication with a hot spot of the device, 
methods of dissipating thermal energy in a device or system, 
and the like. 
4 
which may be readily separated from or combined with the 
features of any of the other several embodiments without 
departing from the scope or spirit of the present disclosure. 
Any recited method can be carried out in the order of events 
recited or in any other order that is logically possible. 
Embodiments of the present disclosure will employ, unless 
otherwise indicated, techniques of physics, thermodynamics, 
heat transfer, chemistry, material science, and the like, which 
are within the skill of the art. Such techniques are explained 
10 fully in the literature. 
The following examples are put forth so as to provide those 
of ordinary skill in the art with a complete disclosure and 
description of how to perform the methods and use the com-
positions and compounds disclosed and claimed herein. 
15 Efforts have been made to ensure accuracy with respect to 
numbers (e.g., amounts, temperature, etc.), but some errors 
and deviations should be accounted for. Unless indicated 
otherwise, parts are parts by weight, temperature is in ° C., 
An embodiment of a device, among others, includes: an 
electronic device having at least one hot spot, a composite 
thermal capacitor disposed in thermal communication with 
the hot spot of the electronic device, wherein the composite 
thermal capacitor includes a phase change material, wherein 20 
the heat from the hot spot is stored by the phase change 
material. 
and pressure is in atmosphere. Standard temperature and 
pressure are defined as 25° C. and 1 atmosphere. 
Before the embodiments of the present disclosure are 
described in detail, it is to be understood that, unless other-
wise indicated, the present disclosure is not limited to par-
ticular materials, reagents, reaction materials, manufacturing DETAILED DESCRIPTION 
Before the present disclosure is described in greater detail, 
it is to be understood that this disclosure is not limited to 
particular embodiments described, as such may, of course, 
vary. It is also to be understood that the terminology used 
herein is for the purpose of describing particular embodi-
ments only, and is not intended to be limiting, since the scope 
of the present disclosure will be limited only by the appended 
claims. 
Where a range of values is provided, it is understood that 
each intervening value, to the tenth of the unit of the lower 
limit (unless the context clearly dictates otherwise), between 
the upper and lower limit of that range, and any other stated or 
intervening value in that stated range, is encompassed within 
the disclosure. The upper and lower limits of these smaller 
ranges may independently be included in the smaller ranges 
and are also encompassed within the disclosure, subject to 
any specifically excluded limit in the stated range. Where the 
stated range includes one or both of the limits, ranges exclud-
ing either or both of those included limits are also included in 
the disclosure. 
Unless defined otherwise, all technical and scientific terms 
used herein have the same meaning as commonly understood 
by one of ordinary skill in the art to which this disclosure 
belongs. Although any methods and materials similar or 
equivalent to those described herein can also be used in the 
practice or testing of the present disclosure, the preferred 
methods and materials are now described. 
All publications and patents cited in this specification are 
herein incorporated by reference as if each individual publi-
cation or patent were specifically and individually indicated 
to be incorporated by reference and are incorporated herein 
by reference to disclose and describe the methods and/or 
materials in connection with which the publications are cited. 
The citation of any publication is for its disclosure prior to the 
filing date and should not be construed as an admission that 
the present disclosure is not entitled to antedate such publi-
cation by virtue of prior disclosure. Further, the dates of 
publication provided could be different from the actual pub-
lication dates that may need to be independently confirmed. 
As will be apparent to those of skill in the art upon reading 
this disclosure, each of the individual embodiments described 
and illustrated herein has discrete components and features 
25 processes, or the like, as such can vary. It is also to be under-
stood that the terminology used herein is for purposes of 
describing particular embodiments only, and is not intended 
to be limiting. It is also possible in the present disclosure that 
steps can be executed in different sequence where this is 
30 logically possible. 
It must be noted that, as used in the specification and the 
appended claims, the singular forms "a," "an," and "the" 
include plural referents unless the context clearly dictates 
otherwise. Thus, for example, reference to "a support" 
35 includes a plurality of supports. In this specification and in the 
claims that follow, reference will be made to a number of 
terms that shall be defined to have the following meanings 
unless a contrary intention is apparent. 
As used herein, the term "adjacent" refers to the relative 
40 position of one or more features or structure, where such 
relative position can refer to being near or adjoining. Adjacent 
structures can be spaced apart from one another or can be in 
actual contact with one another. In some instances, adjacent 
structures can be coupled to one another or can be formed 
45 integrally with one another. 
Discussion 
Embodiments of the present disclosure include devices or 
systems that include a composite thermal capacitor disposed 
in thermal communication with a hot spot of the device, 
50 methods of dissipating thermal energy in a device or system, 
and the like. The composite thermal capacitor is in thermal 
communication (e.g., exchange heat) with one or more hot 
spots in the device. In an embodiment, the composite thermal 
capacitor structure functions to remove, dissipate, store and/ 
55 or spread heat, from a hot spot in the device, which results in 
a large increase in the local thermal capacitance and allows 
the device to operate for longer periods of time. In an embodi-
ment, the composite thermal capacitor can temporarily store 
thermal energy from hard-to-access areas of a two-dimen-
60 sional core architecture or a three-dimensional stack core 
architecture. The composite thermal capacitor can be used to 
maximize thermal capacitance in high power areas, minimiz-
ing hopping and/or throttling frequency in dynamic core 
migration strategies. These improvements can result in the 
65 reduction of the parasitic computational overhead associated 
with dynamic core migration strategies. Asymmetric cooling 
and/or regeneration of the composite thermal capacitor can be 
US 8,710,625 B2 
5 
used to maximize overall core utilization (the fraction of time 
during a defined period where an electronic device is able to 
actively function, e.g., perform computations) in dynamic 
core migration strategies. Because the time response of the 
composite thermal capacitor (CTC) matches an electronic 
device's thermal capacitance time scale due to its intrinsic 
dynamics of power dissipation, it can "homogenize" the ther-
mal time scales of electronic devices with very different 
power dissipation profiles. With time scales levelized across 
the chip, thread and workload scheduling becomes signifi-
cantly simplified for dynamically operated devices. 
6 
fluidic loop, solid state heat pump, or any other intermediate 
cooling/heat transfer devices or a combination thereof. 
In an embodiment, the device 10 can include a computer 
chip, an electronic component, a display, an engine, a fuel cell 
or other power generation device (e.g., solar cell), a chemical 
reactor, a light source, and the like. In particular, the device 10 
can include a microprocessor, Application Specific Integrated 
Circuits (ASICs), System-on-a-Chip (SoC), a microelec-
tronic chip, a optoelectronic chip, a hybrid optoelectronic/ 
10 
microelectronic chip, a memory device, analog or radio fre-
quency (RF) micro devices, System on a Package (SOP), 
biochips, medical or electronic imaging devices, and on chip 
power management devices such as AC/DC converters. 
FIG. 1.1 illustrates an embodiment of a device 10 of the 
present disclosure, while FIG.1.2 illustrates another embodi-
ment of the device 20 of the present disclosure. The device 10 
includes an electronic device 12 having at least one hot spot 15 
and a composite thermal capacitor 14 disposed in thermal 
communication with the hot spot of the electronic device 12. 
The composite thermal capacitor 14 includes a phase change 
material, where the thermal energy from the hot spot is stored 
In an embodiment, the electronic device 12 can be a portion 
or feature of the device 10. In an embodiment, the electronic 
device includes a two-dimensional semiconductor chip stack, 
a three-dimensional semiconductor chip stack, a multi-core 
semiconductor chip, Application Specific Integrated Circuits 
by the phase change material. 
The device 20 inFIG.1.2 is similar to device 10 inFIG.1.1 
but also includes an active regeneration cooling device 16 in 
thermal communication with the composite thermal capacitor 
14. An external heat sink 18 is in thermal communication with 
the active regeneration cooling device 16. The electronic 
device 12 includes at least one hot spot and the composite 
thermal capacitor 14 is in thermal communication with the 
electronic device 12 to store thermal energy from the hot spot. 
As in device 10 in FIG. 1.1, the composite thermal capacitor 
14 includes a phase change material, where the thermal 
energy from the hot spot is stored by the phase change mate-
rial. The active regeneration cooling device 16 dissipates 
thermal energy from the composite thermal capacitor 14. The 
external heat sink 18 dissipates thermal energy from the 
active regeneration cooling device 16. Thus, thermal energy 
can be removed from the hot spot through the composite 
thermal capacitor 14, to the active regeneration cooling 
device 16, and to the external heat sink 18. 
In device 10 and 20, the electronic device 12 and the 
composite thermal capacitor 14 can be adjacent one another. 
In an embodiment, the electronic device 12 and the composite 
thermal capacitor 14 can be in direct contact with one another. 
In another embodiment, the electronic device 12 and the 
composite thermal capacitor 14 can be indirectly connected 
using a structure such as a network of high conductivity 
thermal vias or a slab heat spreader, a heat pipe, a fluidic loop, 
solid state heat pump, or any other intermediate cooling/heat 
transfer devices or a combination thereof. 
In device 20, the composite thermal capacitor 14 and the 
active regeneration cooling device 16 can be adjacent one 
another. In an embodiment, the composite thermal capacitor 
14 and the active regeneration cooling device 16 can be in 
direct contact with one another. In another embodiment, the 
composite thermal capacitor 14 and the active regeneration 
cooling device 16 can be indirectly connected using a struc-
ture such as a network of high conductivity thermal vias or a 
slab heat spreader, a heat pipe, a fluidic loop, solid state heat 
pump, or any other intermediate cooling/heat transfer devices 
or a combination thereof. 
In device 20, the active regeneration cooling device 16 and 
the external heat sink 18 can be adjacent one another. In an 
embodiment, the active regeneration cooling device 16 and 
the external heat sink 18 can be in direct contact with one 
another. In another embodiment, the active regeneration cool-
ing device 16 and the external heat sink 18 can be indirectly 
connected using a structure such as a network of high con-
ductivity thermal vias or a slab heat spreader, a heat pipe, a 
20 (ASICs), System-on-a-Chip (SoC), a microelectronic chip, a 
memory device, a optoelectronic chip, a hybrid optoelec-
tronic/microelectronic chip, analog or radio frequency (RF) 
micro devices, System on a Package (SOP), biochips, medi-
cal or electronic imaging devices, and on chip power man-
25 agement devices such as AC/DC converters. 
Phase change materials have unique thermophysical prop-
erties in that they can absorb thermal energy without tempera-
ture rise during the melting process and are capable of storing 
and releasing large amounts of thermal energy. Once a state 
30 change occurs (e.g., solid changes to a liquid), heat is released 
or absorbed. Thermal energy from the hot spot can be ther-
mally communicated with the phase change material by plac-
ing the phase change material adjacent the hot spot in the 
electronic device. The thermal energy of the phase change 
35 material can be thermally communicated to a fluid or air or to 
another structure in thermal communication with the com-
posite thermal capacitor. 
The phase change material can be a solid-to-solid, a solid-
to-liquid, a solid-to-gas, or a liquid-to-gas, phase change 
40 material. The types of phase change material can include 
materials that can undergo any of solid-to-solid, a solid-to-
liquid, a solid-to-gas, or a liquid-to-gas, phase changes. In an 
embodiment, the phase change material is a reversible phase 
change material. In an embodiment, the phase change mate-
45 rial can be organic, inorganic, a eutectic alloy, an alloy, or a 
combination thereof. The phase change material can include 
indium (e.g., indium acetate is a precursor material), tin (e.g., 
tin acetate is a precursor material), lead (e.g., lead acetate is a 
precursor material), bismuth (e.g., bismuth acetate is a pre-
50 cursor material), gold, silver, salt (NaCl, etc), paraffin wax, 
and other organic materials can also be used. Eutectic alloys 
that can be used include Ag (silver), Al (aluminum), Au 
(gold), Bi (bismuth), Cu (copper), In (indium), Ni (nickel), Pb 
(lead), Sb (antimony), Sn (tin), Zn (zinc), Cd (cadmium), 
55 (Ga) Gallium and other elements. Alloys that can be used 
include a binary, ternary, or other higher order alloys of the 
elements that can from alloys. Solid-to-solid phase change 
materials can include polymeric solids with multiple defined 
crystalline or amorphous solid states. The phase change mate-
60 rials can be modified with chemical components that would 
improve their wetting characteristics to effectively fill the 
cavity of the composite thermal capacitance. 
In an embodiment, the composite thermal capacitor 14 
including the phase change material can have a height of 
65 about 10 nm to 1 cm or about 5 µm to 5 mm, a length of about 
5 µm to 10 cm or about 100 µm to 1 mm, and a width of about 
5 µm to 10 cm or about 100 µm to 1 mm. 
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In an embodiment, the composite thermal capacitor can 
also include a high thermal conductivity material. The high 
thermal conductivity material can be included to assist in the 
heat dissipation from the phase change material to the fluid or 
8 
num, silicon, diamond, steel, carbon, different polymers, or 
composite materials, and combinations thereof. 
EXAMPLE 
Brief Introduction 
While 3D stacked multi-processor technology offers the 
potential for significant computing advantages, these archi-
tectures also face with the significant challenge of small, 
localized hotspots with very large power dissipation due to 
the placement of asymmetric cores, heterogeneous devices 
and performance driven layouts. In this Example, a new ther-
mal management solution is proposed that seeks to maximize 
the performance of microprocessors with dynamically man-
aged power profiles. To mitigate the non-uniformities in chip 
temperature profiles resulting from the dynamic power maps, 
phase change materials (PCMs) with an embedded heat 
spreader network are strategically positioned near localized 
hotspots, resulting in a large increase in the local thermal 
capacitance in these problematic areas. We show that this 
results in an up-to-twenty-fold increase in the time that a 
thermally constrained core can operate before a power gating 
or core migration event is required. 
Coupled to the PCMs are solid state coolers (SSCs) that 
air or another structure in thermal communication with the 
composite thermal capacitor. Also, the high thermal conduc-
tivity material can be included to promote lateral and vertical 
(i.e., across the PCM layer) heat spreading within the com-
posite thermal capacitor for improved utilization of the phase-
change material for heat storage. In an embodiment, the high 10 
thermal conductivity material can be mixed with the phase 
change material and/or be disposed in an area (second area) 
distinct from the phase change material (first area) but in 
thermal communication with the phase change material. The 
first area including the phase change material can have a 15 
cross-section such as a polygonal cross-section, a circular 
cross-section, substantially circular cross-section, annular 
cross section, and a combination thereof. The second area 
including the high thermal conductivity material is the area on 
the outside or inside boundary of the first area. The areas are 20 
designed to efficiently thermally communicate heat energy 
from the phase change material to the high thermal conduc-
tivity material to a material or structure (See FIG. 1.2, an 
active regeneration cooling device) in thermal communica-
tion with the composite thermal capacitor. 25 serve as a means for fast regeneration of the PCMs during the 
cool down periods associated with throttling events. Using 
this combined PCM/SSC approach allows for devices that 
operate with desirable combination of low throttling fre-
quency and large overall core duty cycles, thus maximizing 
In an embodiment, the high thermal conductivity material 
can include copper, silver, gold, aluminum, graphitized car-
bon, silicon, diamond, carbon nanotubes, graphene or a com-
bination thereof. 
In an embodiment, the composite thermal capacitor 14 
including the phase change material and the high thermal 
conductivity material can have a height of about 10 nm to 1 
cm or about 1 µm to 1 mm, and a width ofabout 1 µm to 10 cm 
or about 100 µm to 1 mm. 
In an embodiment, the ratio of the phase change material to 
the high thermal conductivity material in the composite ther-
mal capacitor is about 1: 100 to 1; 1. 
In an embodiment, the composite thermal capacitor is in 
thermal communication with the hot spot of the electronic 
device using one or more through-silicon vias. The vias can 
be made of materials such as copper, silver, gold, aluminum, 
graphitized carbon, diamond, carbon nanotube, graphene, 
and a combination thereof. The vias can have a height of 
about 10 nm to 2 cm or about 5 µm to 5 mm a length of about 
5 nm to 1 mm or about 1 µm to 100 µm, and a width of about 
5 nm to 1 mm or about 1 µm to 100 µM. 
In an embodiment, the active regeneration cooling device 
removes thermal energy from the composite thermal capaci-
tor. In an embodiment, the active regeneration cooling device 
can include a fluidic cooling device, such as an array of jets, 
fluidic channels with or without surface enhancements such 
plates, fins, pins, wings or dimples, spray coolers, pool boil-
ing or evaporation devices and combinations thereof. In an 
embodiment, the active regeneration cooling device can 
include a solid state cooling device such as a thin film ther-
moelectric, superlattice, bulk thermoelectric, or thermionic 
coolers, and a combination thereof. 
In an embodiment, the external heat sink removes thermal 
energy from the active regeneration cooling device. In 
another embodiment, the external heat sink removes thermal 
energy from the composite thermal capacitor. The external 
heat sink can have various shapes (e.g., a polygonal cross-
section) and can included fins, pin-fin arrays, or other surfaces 
extending from the base of the external heat sink to increase 
the surface area of the heat sink. The external heat sink can be 
made of solid or porous materials (preferably with high ther-
mal conductivity) such as, but not limited to, copper, alumi-
30 computational throughput. 
Discussion 
In order to address the unique challenges associated with 
thermal non-uniformities in 3D many-core architectures, we 
propose a solution that is a departure from the traditional 
35 approach of bringing a specialized liquid cooling device to 
the hotspot to locally enhance heat transfer. Instead of 
attempting to increase the heat transfer coefficients in the 
hard-to-access internal layers of a 3D stack, the design pro-
posed in this work seeks to locally increase the thermal 
40 capacitance in thermally troublesome areas of the chip to 
maximize the time that a core or device can operate before 
reaching its thermal threshold. 
As shown schematically in FIG. 1.lA, for dynamically 
operated micro architectures, increasing the thermal capaci-
45 tance of a device can significantly decrease the frequency of 
core hopping, gating, or throttling events. This in tum reduces 
the parasitic computational overhead associated with the 
DCM implementation. Thus, matching a device's thermal 
capacitance to its intrinsic dynamics of power dissipation can 
50 "homogenize" the thermal time scales of devices with very 
different power dissipation profiles. 
In order to locally alter the dynamic thermal properties of 
the devices, a portion of the silicon on the inactive back side 
of the chips can be etched away and a material with a higher 
55 thermal capacitance, for example phase change materials 
(PCMs ), can be placed in the cavity created by removal of 
silicon (FIG. 2.2). The PCMs, named because of their ability 
to reversibly melt/solidify during heating/cooling processes, 
can absorb a large amount of thermal energy at a relatively 
60 constant temperature. One challenge of utilizing PCMs is that 
their typically low thermal conductivities (K) limit the amount 
of material that can be melted prior to the device reaching its 
threshold temperature. This can be mitigated by using a 
"composite thermal capacitor" (CTC), consisting of PCM 
65 incorporated into a high thermal conductivity matrix to 
enhance heat spreading and therefore improve PCM utiliza-
ti on. 
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While the addition of phase change materials may extend 
the operating times of dynamically operated devices, some 
portion of each duty cycle where the device is idled or 
throttled will inevitably need to be allocated to allow the 
device to cool before beginning the next cycle. Because the 
CTC stores a tremendous amount of energy during the melt-
ing process, a system with CTC enhancements alone may 
have relatively long intrinsic cool-down times. Recognizing 
this potential drawback, a thoughtfully designed thermal 
solution must be designed with a means to rapidly regenerate 10 
the CTC, maximizing the device's availability, and thus over-
all performance (FIG. 2.lB). 
Solid-state coolers (SSC's), such as thin film thermoelec-
tric or superlattice coolers, are attractive candidates for PCM 
regeneration, as they are capable of moving very large heat 15 
fluxes, as long as minimal sub-cooling is required [ 16]. In 3D 
architectures, an added benefit of SSC's comes from the 
ability to establish physical separation between the cooled 
and heated junctions through careful placement of the anode 
and cathode [17]. Thus the cooled anode can be located within 20 
the 3D stack near the CTC to assist in the regeneration of the 
CTC, while the heated cathode can be placed closer to the 
external heat sink where it can more readily reject the gener-
ated heat to the ambient. Because of the nature of the melting 
and solidification process, little sub-cooling is required to 25 
regenerate the CTC, so that the SSC instead acts as a sort of 
thermal fast lane, increasing the rate at which the thermal 
energy from the CTC travels to the heat sink over spreading 
and conduction through the stack alone. 
While there is certainly application space for the signifi- 30 
cant research into using SSCs as standalone hotspot cooling 
devices, for example [16-18]. The standalone SSC's heat 
dissipation capacity is highly dependent on the hotspot size 
[16], and it must have a cold junction in very close physical 
proximity to the heat source to be effective [18]. The CTC 35 
relaxes those constraints, because it is the CTC that is in close 
contact with the hotspot directly absorbing the heat load, and 
the SSC acts only as a secondary thermal transport enhancer 
with no direct effect on the maximum temperatures the device 
experiences. Furthermore, because the SSC only operates 40 
during the regeneration portion of the operating cycle, the 
power consumption of the SSC is less of a concern than if it 
were operating continually as a primary cooling device. 
10 
The outer boundaries of the computational domain are con-
sidered adiabatic, and the heat generation in the hotspot 
domain is taken as 33 W/mm3 corresponding to a 500 W/cm2 
hotspot under a 150 µm thick CTC, in line with projected peak 
heat fluxes in future devices [10]. The size of the regular 
octagonal domain is set at a 3 mm circumdiameter to ensure 
that the CTC does not monopolize an impractical amount of 
valuable real estate in the bulk Si, which is also needed for 
through-layer interconnect routing [20]. For each configura-
tion analyzed, the chips starts at an initially uniform tempera-
ture of 59° C. and the simulations are run until the junction 
temperature reaches 90° C. 
Because of the major assumptions included in this model, 
including complete isolation from any external heat sink, 
neglecting temperature gradients in the vertical direction, and 
large allowable temperature swings (up to 30° C.), this initial 
analysis should give a good picture of what best case potential 
operating time enhancements can be achieved with the CTC 
design. 
3D Model-CTC Integrated into a 3 Layer Stack with SSC 
Regeneration. 
After considering the potential of various PCM-high k 
spreader configurations in the 2D domain, a fully three-di-
mensional model, shown in FIG. 2.3, was built to investigate 
how the CTC with SSC regeneration would perform when 
packaged in a configuration similar to what would be expe-
rienced in an actual multi-layer stack. The computational 
domain consists of three 1.5 cmxl.5 cmx150 µm silicon tiers 
with a 20 µm thick polymer between each layer, as a bonding 
agent. In each 20 µm polymer layer a 5xl010 W/m3 source 
term is applied, to simulate the 100 W/cm2 background heat 
flux of the layer. At the bottom surface of the lowest layer, a 
100 W/cm2 background heat flux is applied as well, except for 
a 1 mmxl mm square area at the center where the hotspot is 
simulated. The hotspot is taken to have a heat flux (either 500 
W/cm2 or 1 W/cm2) applied until the temperature rises by 11° 
C., when the boundary condition is changed to adiabatic, to 
simulate completely shutting the core down during the cool 
down portion of the cycle. 
Directly above the hotspot, a 3 mmx3 mm portion of the 
silicon in the bottom silicon tier has been replaced with a CTC 
with the estimated properties of a Bi-In-Sn alloy with 79° 
C. melting temperature (alloy-174), with an enhanced effec-
Method 
2D Model-CTC Limiting Performance 
To evaluate the potential ofthis approach we have modeled 
the performance of a CTC that uses an azimuthal array of 
diamond shaped loops of either Cu or CVD diamond as a heat 
spreader matrix (FIG. 2.4). The voids between the loops are 
filled with a PCM with properties of a Bi-In-Sn alloy with 
45 tive thermal conductivity ranging from 40-120 W/m-K by 
embedding the high thermal conductivity matrix (e.g., copper 
or diamond). Above the CTC is a 3 µm thick SSC with the 
properties of SiGe which can optionally be activated to 
enhance the regeneration during the cool down portion of the 
50 cycle. To simulate the SSC operation, additional source terms 
are included into a heat transfer model of the device. Some 
a 60° C. melting temperature. To simulate the process of 
activating a high power core and storing the energy in the 
PCM the heat equation is solved within a planar (thickness- 55 
averaged) CTC computational domain with the dimensions 
shown in FIG. 2.4. The impact of the melting of the PCM is 
accounted for by incorporating a modified enthalpy term in 
the heat equation, o(p.H)/ot=V·(KVT)+Eg, as described in 
[19]. The source term Eg, accounts for the heat generation at 60 
the hotspot, assumed to be uniformly distributed in the verti-
cal (across the CTC layer) direction. In practice, the heat 
generation only occurs in a thin layer on the active side of the 
chip, so this approximation is only valid in the limit of thin 
PCM layers with high effective thermal conductivity across 65 
the plane, such that temperature gradients in the vertical 
direction are negligible. 
source terms model the Peltier effect at the anode metal-SiGe, 
SiGe-silicon, and silicon-cathode metal interfaces according 
to: Eg =I(S,-S)T [16], where I is the supply current to the 
device, S, is the Seebeck coefficient of the i'h material (i.e. 
metal, Si Ge, etc), and T is the temperature of the interface. 
The other source terms account for Joule heating in the SSC, 
silicon substrate, and the vertical silicon via that electrically 
connects the substrate to the cathode at the top (heat sink 
adjacent) layer. Joule heating is computed from Eg:foule =l 2R, 
where the resistance R is the sum of the one-dimensional 
conduction resistance Rw=tlaA, the electrical spreading 
resistance Rspr=8!3it2 ar and an Ohmic contact resistance of 
10-6 Qcm2 [21]. In these expressions, tis the thickness of the 
layer, sis the electrical conductivity of the material, A is the 
cross sectional area of the layer, and r is the effective radius of 
the contact area where spreading occurs. 
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At the top of the third layer a convective boundary condi-
tion is applied with an ambient temperature of27° C. (300 K) 
and an effective heat transfer coefficient of 87 ,000, which is 
equivalent to a heat sink with a thermal resistance of 0.05 
K/W. 
Alternate Configurations 
12 
Two separate peaks are seen in FIG. 2.10. The first local 
maximum occurs in the regime where the PCM fraction is 
above 90% and the performance is limited by the tradeoff 
between the increased spreading that is achieved with adding 
additional high K materials and the associated decrease in the 
amount of PCM available for heat storage. With higher K 
materials such as diamond, CNTs or graphene, an appreciable 
increase in spreading can be achieved with the addition of a 
relatively small amount of the higher K material, so that the 
10 capacitive properties of the composite still closely resemble 
that of the unaltered PCM. However, with more moderate K 
spreading materials such as copper or silicon, the increase in 
spreading at very high PCM loading is small, diminishing the 
As described in the Discussion section an alternate 
embodiment of the device can have the CTC physically sepa-
rated from the electronic device containing the hotspot, with 
thermal communication established via a thermally conduc-
tive slab or via or through conduction through additional 
intermediate heat transfer devices. An example of this type of 
configuration is shown in FIG. 2.4. Here the electronic device 
containing the hotspot is embedded in a 3D stack with fluidic 
channels in between each layer to remove the background 15 
heat fluxes from the devices. The hotspot in the bottom layer 
magnitude of the first peak. 
In the second maximum, which occurs at PCM loadings 
below 60%, the performance is limited primarily by the 
amount oflateral cross sectional area allotted to the CTC. In 
this regime, additional spreading could potentially be 
achieved by adding extra high K materials, but the area that is 
of the stack cannot be adequately cooled by the background 
cooling, so a CTC is needed to bring its thermal time response 
in line with the rest of the devices in the stack. 
In this configuration the CTC is placed several layers above 
the hotspot to allow for the placement of the fluidic channels 
in the intermediate layers. Thermal communication is estab-
lished using copper though silicon vias (TSV's) as well as 
through conduction through the silicon from the vertically 
adjacent electronic devices. 
As was done in the previous 3D modeling discussed above 
CTC implementations of varying thermal conductivity were 
considered to determine their effectiveness in increasing the 
device's availability. The effective of changing the method of 
active regeneration scheme was also considered here. In addi-
tion to the use of a solid state cooler, the effects of using 
varying types offluidic cooling were considered. The effects 
of increasing the heat transfer coefficient of the fluidic cool-
ing scheme from 22 kW /m2 - K to 100 kW /m 2 - K (baseline vs. 
enhanced rate regeneration) were considered. In addition the 
effects on the regeneration rate of sub cooling the coolant 10 
K from 310 K to 300 K were considered. 
Experimental Characterization 
20 made available for the placement of the CTC is limited to 3 
mm in diameter by the electrical design and routing con-
straints discussed above. While the performance of both 
regimes is governed by the combination of the energy storage 
due to phase change at the melt front and single phase heating 
25 of the composite material in the regions where melting has 
already occurred, in this lower PCM loading regime the single 
phase portion of the capacitance is strongly affected by the 
presence of the higher K materials. 
In practice, in an actual device the entire 3 mm diameter 
30 may not be required, as replacing the Si with the CTC only 
makes sense in the regions where melting occurs before 
reaching the threshold temperature. The presence of the extra 
CTC materials in the simulations where they were ultimately 
not needed does affect the accuracy of the results however, 
35 because the regions beyond the melt front remain effectively 
adiabatic throughout the transient. 
The results of the 3D simulations (FIG. 2.11) show thatthe 
A prototype including a hotspot heater and silicon CTC 
device has been fabricated and characterized to validate the 40 
potential of the CTC to maximize device operating times 
when packaged into a realistic device remain significant. For 
the configuration considered, operating time enhancements 
of over 4x can be achieved at 500 W/cm2 , and over !Ox is potential of the CTC concept for enhancing device operating 
times. The 1 mmxl mm square hotspot heater, shown in FIG. 
2.5, was fabricated on a Pyrex wafer to minimize spreading in 
the substrate, instead concentrating heating in the vicinity 
CTC under investigation. The prototype CTC was fabricated 
by etching diamond shaped troughs in a 190 µm thick Si wafer 
that was coated with a 1 µm thick layer of Pt with Ti adhesion 
layer to improve wetting of the Si spreader by the PCM. The 
troughs were filled with alloy 136, a eutectic alloy of 49% Bi, 
possible at 1 kW/cm2 . Notably, at 1 kW/cm2 the operating 
time is increased from 0. 7 ms up to 7 .5 ms, which would bring 
the hottest cores in line with the time constant of the rest of the 
45 chip [9], significantly simplifying the task scheduling pro-
cess. 
When relying on spreading in the bulk alone for regener-
21 % In, 18% Pb, 12% Sn with a 58° C. melting temperature. 50 
ating the PCM, the device's overall availability becomes low, 
which could be problematic if there is not sufficient device 
redundancy on the chip. The implementation of active SSC 
regeneration significantly decreases the unavailability prob-The CTC was attached to the hotspot using a Ceramique, 
spreadable thermal interface material (TIM) and the entire 
device was then preheated in a 53 ° C. oven to simulate the hot 
conditions that might be experienced inside of a 3D stack. The 
hotspots were then activated for short pulses of either 100 ms 55 
at -133 W/cm2 or 30 ms at -45 W/cm2 · 
lem, reducing device idle time requirements by 2x-3x. While 
the SSC regeneration significantly improves performance of 
CTC, overall availability of the core with CTC still trails the 
unaltered Si values for this configuration. 
In the alternate configuration an over 100 ms increase in 
amount of time that the hotspot device can operate before 
requiring a throttling event can be achieved with the use of a 
CTC with an effective thermal conductivity of 150 W/m-K, 
Results 
As shown in FIG. 2.4, there is a significant potential for 
extending the core operating time before throttling/hopping is 
required with the use of CTC. When compared with the 
baseline case of pure Si heat spreading through the device 
stack, which allows the core to operate for about 3 ms before 
reaching the threshold temperature, an increase in operating 
time ranging from a factor of 1 Ox for the copper-based matrix 
up to over 20x forthe diamond-based matrix can be achieved. 
60 shown in FIG. 2.6. Regarding the regeneration schemes, FIG. 
2. 7 shows that increases in overall utilization of up to 3 8% can 
be achieved depending on the regeneration scheme. The 
results for each case are summarized in FIG. 2.8. Sub cooling 
provides an additional 4.5% cooling over the baseline fluidic 
65 regeneration, while enhancing the regeneration rate or using 
a solid state cooler can provide much larger increases m 
overall device utilization. 
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As seen in FIG. 2.9, the experimental results show that in 
each case some improvement of the thermal response of the 
hotspot was observed when the CTC was placed on top of the 
heater when compared to the response observed when the 
CTC was replaced with an unaltered piece ofl 90 µm thick Si. 5 
For example, in the 45 W/cm2 case, increases in operating 
time before throttling in the range of -4.5x-6x can be 
achieved for allowable temperature fluctuations of <l 0° C. In 
the 133 W/cm2 case if an 85° C. maximum allowable junction 
temperature throttle criteria is applied an increase in operat- 10 
ing time of -4.4x can be achieved. 
CONCLUSION 
We have introduced a new thermal management approach 15 
based on an imbedded CTC network that can be applied to 
dynamically operated microprocessors experiencing non-
uniformities in their power profiles due to asymmetric archi-
tectures or integration of heterogeneous devices. It has been 20 
shown that with careful design this approach can have a 
dramatic impact on core hopping and throttling frequencies, 
resulting in devices with greater spatial and temporal syn-
chronization. One of the most important advantages of the 
approach is that it is locally passive, requiring no additional 25 
fluidic routing to realize its benefits. 
The addition of SSC regeneration dramatically increases 
the system availability over what can be achieved with the 
CTC alone, although still falling short of the availability that 
would be seen with the unaltered silicon substrate. Further 30 
optimization of the SSC parameters and properties could 
close this gap however, as well as consideration of non-
idealities such as anisotropy in the interface layer thermal 
conductivities, smaller allowable temperature swings and 
35 less aggressive heat sink thermal resistances. Even with the 
current configuration, the proposed solution allows the chip 
designer to consider these tradeoffs of significantly reduced 
throttling frequency against a small loss in overall availability 
14 
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It should be noted that ratios, concentrations, amounts, and 
other numerical data may be expressed herein in a range 
50 format. It is to be understood that such a range format is used 
for convenience and brevity, and thus, should be interpreted in 
a flexible manner to include not only the numerical values 
explicitly recited as the limits of the range, but also to include 
all the individual numerical values or sub-ranges encom-
55 passed within that range as if each numerical value and sub-
range is explicitly recited. To illustrate, a concentration range 
of"about 0.1 % to about 5%" should be interpreted to include 
not only the explicitly recited concentration of about 0.1 wt% 
to about 5 wt %, but also include individual concentrations 
60 (e.g., 1 %, 2%, 3%, and 4%) and the sub-ranges (e.g., 0.5%, 
1.1 %, 2.2%, 3.3%, and 4.4%) within the indicated range. In 
an embodiment, the term "about" can include traditional 
rounding according to significant figures of the numerical 
value. In addition, the phrase "about 'x' to 'y"' includes 
65 "about 'x' to about 'y"'. 
Many variations and modifications may be made to the 
above-described embodiments. All such modifications and 
US 8,710,625 B2 
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variations are intended to be included herein within the scope 
of this disclosure and protected by the following claims. 
Therefore, the following is claimed: 
1. A device, comprising: 
an electronic device having at least one hot spot, and 
a composite thermal capacitor disposed in thermal com-
munication with the hot spot of the electronic device, 
wherein the composite thermal capacitor includes a 
phase change material, wherein the heat from the hot 
spot is stored by the phase change material. 
2. The device of claim 1, wherein the phase change material 
is selected from the group consisting of: solid-to-solid, a 
solid-to-liquid, a solid-to-gas, and a liquid-to-gas, phase 
change material. 
3. The device of claim 1, wherein the composite thermal 
capacitor includes the phase change material imbedded into a 
matrix of a high thermal conductivity material. 
16 
7. The device of claim 1, wherein the composite thermal 
capacitor is in thermal communication with the hot spot of the 
electronic device using a structure selected from the group 
consisting of one or more through-silica vias, a high conduc-
tivity slab, a heat pipe, a fluidic loop, a solid state heat pump, 
an intermediate electronic device, and a combination thereof. 
8. The device of claim 1, further comprising an active 
regeneration cooling device in thermal communication with 
the composite thermal capacitor, wherein the heat from the 
10 
composite thermal capacitor is dissipated by the active regen-
eration cooling device. 
9. The device of claim 8, wherein the active regeneration 
cooling device is selected from the group consisting of: solid 
15 state cooling device, a fluidic cooling device, a heat pipe, and 
a combination thereof. 
4. The device of claim 3, wherein the high thermal conduc-
tivity material is selected from the group consisting of: cop-
per, silver, gold, aluminum, graphitzed carbon, silicon, car- 20 
bon nanotubes, diamond, graphene, and a combination 
thereof. 
10. The device of claim 8, further comprising an external 
heat sink in thermal communication with the active regenera-
tion device. 
11. The device of claim 3, wherein the composite thermal 
capacitor has a first area and a second area, wherein the first 
area includes the phase change material and the second area 
includes the high thermal conductivity material, wherein the 
first area can include one or more portions, wherein each 
5. The device of claim 3, wherein the ratio of the phase 
change material to the high thermal conductivity material is 
about 1: 100 to 1: 1. 
6. The device of claim 1, wherein the electronic device is 
selected from the group consisting of: a two-dimensional 
semiconductor chip stack, a three-dimensional semiconduc-
25 portion has the second area as a boundary, and the first area 
and second area are in thermal communication between each 
other. 
12. The device of claim 11, wherein each portion of the first 
area has a cross-section selected from the group consisting of: 
a polygonal cross-section, a circular cross-section, substan-
tially circular cross-section, arnmlar cross section, and a com-
bination thereof. 
tor chip stack, a multi-core semiconductor chip, a memory 
device, Application Specific Integrated Circuits (ASICs), 30 
System-on-a-Chip (SoC), a microelectronic chip, a optoelec-
tronic chip, a hybrid optoelectronic/microelectronic chip, a 
memory device, analog or radio frequency (RF) micro 
devices, System on a Package (SOP), biochips, medical or 
electronic imaging devices, and on chip power management 
devices. 
13. The device of claim 12, wherein each portion has an 
35 outer boundary defined by the second area. 
* * * * * 
